A number of us have implemented the decoder with a CPLD. See my post earlier in this thread. I started by implementing Howard's logic, then simplified a few bits, added CRC generation and used a simple SPI output to the microcontroller.

Later this year I'll be implementing the whole thing in an FPGA with multiple channels, event timestamping and data buffering. First I'm trying to simplify the input amplifier.